

Compal Confidential

Schematics Document

Intel Huron River Platform
Sandy Bridge (Dual Core BGA 1023) With
Couger Point Core Logic

LA-7401P

2011-03-24


REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size Custom	Document Number Rev 1.0
				Date: Sunday, April 10, 2011	Sheet 1 of 56

Compal Confidential

Model Name : PAJ80(14" UMA/Dis)/PAJ90(15.6" UMA/Dis)

File Name : LA-7401P



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA-7401P
				Date	Rev
				Sunday, April 10, 2011	1.0
				Sheet	2 of 56

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	NA	NA	NA
BATT+	Battery power supply (12.6V)	NA	NA	NA
B+	AC or battery power rail for power circuit.	NA	NA	NA
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGFX_CORE	Core voltage for UMA graphic	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS_DGPU	+1.05VS to +1.05VS_DGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS	+VCCPP to +1.05VS switched power rail for CPU,PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+VRAM_1.5VS	+1.5V to +VRAM_1.5VS power rail for GPU	ON	OFF	OFF
+1.8VS	+5VALW to 1.8VS switched power rail to CPU,PCH	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+LAN_IO	+3VALW to +LAN_IO power rail for LAN	ON	ON	ON*
+3VALW_PCH	+3VALW to +3VALW_PCH power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5VALW_PCH	+5VALW to +5VALW_PCH power rail for PCH (Short resister)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
Note : ON* means that this power plane is ON only with AC power available, otherwise it is OFF.				


STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

USB Port Table

USB 2.0	USB 1.1	Port	2 External USB Port
EHCI1	UHCI0	0	CONN
		1	CONN
		2	CONN
	UHCI1	3	Camera
		4	Mini Card(WLAN/BT)
	UHCI2	5	NA
EHCI2	UHCI3	6	
		7	
	UHCI4	8	NA
		9	NA
	UHCI5	10	Card Reader
		11	
	UHCI6	12	
		13	

BTO Option Table

BTO Item	BOM Structure
Optimus	OPT@
Connector	CONN@
Unpop	@
14" PCB	14@
15.6" PCB	15@
UMA PCB	UMA@
Dis PCB (Optimus)	OPT@
X76 512M	512M@
X76 1G	1G@



PCH SM Bus Address

Power	Device	HEX	Address
+3VS	DDR SO-DIMM 0	A0 H	1010 0000 b
+3VS	DDR SO-DIMM 1	A4 H	1010 0100 b

EC SM Bus1 Address

Power	Device	HEX	Address
+3VL	Smart Battery	16 H	0001 0110 b

EC SM Bus2 Address

Power	Device	HEX	Address
+3VS	PCH	96 H	1001 0110 b
+3VS	NVIDIA GPU	9E H	1001 1110 b



SMBUS Control Table

	SOURCE	BATT	CPU THERMAL SENSOR	SODIMM 0 SODIMM 1	WLAN WWAN	LCD DDC ROM	HDMI DDC ROM	PCH	GPU
EC_SMB_CK1	KB930	V							
EC_SMB_DA1									
EC_SMB_CK2	KB930							V	V
EC_SMB_DA2									
PCH_LCD_CLK	PCH					V			
PCH_LCD_DATA									
SDVO_SCLK	PCH						V		
SDVO_SDATA									
PCH_SMBCLK	PCH			V	V				
PCH_SMBDATA									



<PCH>

<PCH>

eDP_COMPPIO and ICOMPO signals should be shorted near balls and routed with typical impedance <25 mohms




PCI EXPRESS -- GRAPHICS



PEG_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - typical impedance = 43 mohms
PEG_ICOMPO signals should be routed with - max length = 500 mils - typical impedance = 14.5 mohms

<PEG>

















<PEG>

Typ- suggest 220nF. The change in AC capacitor value from 100nF to 220nF is to enable compatibility with future platforms having PCIe Gen3 (8GT/s)


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	PROCESSOR(I/7) DMI,FDI,PEG	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date: Monday, April 11, 2011		Sheet 4 of 56			




PVT:Remove XDP connector for ESD request



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/23				Deciphered Date			
2011/08/25				Title				PROCESSOR(2/7) PM,XDP,CLK			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Document Number			
Monday, April 11, 2011				Date:				Sheet			
5				1				5 of 56			
3				2				Rev			
1.0											



CFG Straps for Processor



PEG Static Lane Reversal - CFG2 is for the 16x	
CFG2	1: Normal Operation; Lane # definition matches socket pin map definition * 0: Lane Reversed

Display Port Presence Strap	
CFG4	1 : Disabled; No Physical Display Port attached to Embedded Display Port * 0 : Enabled; An external Display Port device is connected to the Embedded Display Port

PCIe Port Bifurcation Straps	
CFG[6:5]	* 11: (Default) x16 - Device 1 functions 1 and 2 disabled 10: x8, x8 - Device 1 function 1 enabled ; function 2 disabled 01: Reserved - (Device 1 function 1 disabled ; function 2 enabled) 00: x8,x4,x4 - Device 1 functions 1 and 2 enabled


PEG DEFER TRAINING	
CFG7	1: (Default) PEG Train immediately following xxRESETB de assertion 0: PEG Wait for BIOS for training

1.9m [Loadline Design


SV type CPU

+CPU_CORE

Mid-Frequency Decoupling




Low-Frequency Decoupling



Note:
2Pin 470uF PV SGA00004200
Need confirm Type with Power Team before SMT

DVT:Reserved C918 (Co-layout C106) DVT:Update C105 C106 C107 C108 footprint

High-Frequency Decoupling



53A

U2F

CORE SUPPLY

POWER


QUIET RAILS

SENSE LINES




SANDY BRIDGE_BGA1023-D

18A


Mid-Frequency Decoupling



High-Frequency Decoupling



Mid-Frequency Decoupling



VCCIO[1] AF46
VCCIO[2] AG48
VCCIO[3] AG50
VCCIO[4] AS51
VCCIO[5] AJ17
VCCIO[6] AJ21
VCCIO[7] AJ25
VCCIO[8] AJ43
VCCIO[9] AJ47
VCCIO[10] AK50
VCCIO[11] AK51
VCCIO[12] AL14
VCCIO[13] AL15
VCCIO[14] AL16
VCCIO[15] AL22
VCCIO[16] AL20
VCCIO[17] AL26
VCCIO[18] AL45
VCCIO[19] AM18
VCCIO[20] AM19
VCCIO[21] AM15
VCCIO[22] AM17
VCCIO[23] AM21
VCCIO[24] AM43
VCCIO[25] AM47
VCCIO[26] AN20
VCCIO[27] AN42
VCCIO[28] AN45
VCCIO[29] AN48

W16
W17
R862 1 0.0805 5%
+1.05VS

VCCIO_SEL BC22 @ T85 PAD

VCCP0E[1] AM25
VCCP0E[2] AN22

VIDALERT#
VIDSCLK
VIDSOUT

VCC_SENSE
VSS_SENSE

VCCIO_SENSE AN16
VSS_SENSE_VCCIO AN17

R102 130 0402 5%
R103 75 0402 5%
R104 1 43 0402 1%
R105 1 2 0 0402 5%
R106 1 2 0 0402 5%

R107 100 0402 1%
R108 100 0402 1%
R109 100 0402 1%
R110 100 0402 1%
R111 100 0402 1%

R112 100 0402 1%
R113 100 0402 1%
R114 100 0402 1%
R115 100 0402 1%
R116 100 0402 1%

R117 100 0402 1%
R118 100 0402 1%
R119 100 0402 1%
R120 100 0402 1%
R121 100 0402 1%

R122 100 0402 1%
R123 100 0402 1%
R124 100 0402 1%
R125 100 0402 1%
R126 100 0402 1%


R127 100 0402 1%
R128 100 0402 1%
R129 100 0402 1%
R130 100 0402 1%
R131 100 0402 1%

R132 100 0402 1%
R133 100 0402 1%
R134 100 0402 1%
R135 100 0402 1%
R136 100 0402 1%

R137 100 0402 1%
R138 100 0402 1%
R139 100 0402 1%
R140 100 0402 1%
R141 100 0402 1%

Security Classification	Compal Secret Data		
Issued Date	2010/08/23	Deciphered Date	2011/08/25
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
PROCESSOR(5/7) PWR,BYPASS			
Title	Document Number	Rev	1.0
Date	Sunday, April 10, 2011	Sheet	8 of 56



SM_VREF

5A

VDDQ[1]
VDDQ[2]
VDDQ[3]
VDDQ[4]
VDDQ[5]
VDDQ[6]
VDDQ[7]
VDDQ[8]
VDDQ[9]
VDDQ[10]
VDDQ[11]
VDDQ[12]
VDDQ[13]
VDDQ[14]
VDDQ[15]
VDDQ[16]
VDDQ[17]
VDDQ[18]
VDDQ[19]
VDDQ[20]
VDDQ[21]
VDDQ[22]
VDDQ[23]
VDDQ[24]
VDDQ[25]
VDDQ[26]

AY43 +V_SM_VREF_CNT

R112

C121
0.1U_0402_16V4Z

High-Frequency Decoupling

1U_0402_6.3V6K
C825
C826
C827
C828

Mid-Frequency Decoupling

10U_0603_5.3V6M
C127
C126
C125
C124
C134
C133

Low-Frequency Decoupling

C130
330U_2.5V_M

DVT:Update C130 f

+1.5V_CPU_VDDQ

VCCDQ[1]
VCCDQ[2]

AM28
AM26

C723
1U_0402_6.3V6K

VDDQ_SENSE
VSS_SENSE_VDDQ

BC43 PAD T86
BA43 PAD T87

VCCSA_SENSE

U10 VCCSA_SENSE


D48 VCCSA_VID0
D49 VCCSA_VID1

VCCSA_VID1 <52>


R863
10K_0402_5%

Low-Frequency Decoupling


- Can connect to GND if motherboard only supports external graphics and if GFX VR is not stuffed in a common motherboard design,
- VAXG can be left floating in a common motherboard design (Gfx VR keeps VAXG from floating) if the VR is stuffed








+1.5V_CPU_VDDQ Source




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR(7/7) VSS	
Size	Document Number	Rev		1.0	
Date:	Monday, April 11, 2011	Sheet	10 of 56		



All VREF traces should have 10 mil trace width






Layout Note:
Place near JDIMM1





DVT:Update C178 footprint and SMT memo








Layout Note:
Place near JDIMM1.203,204



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/23				Title			
Deciphered Date				2011/08/25				DDRIII DIMMB			
2010/08/23				Deciphered Date				Size			
2011/08/25				2012/08/25				Document Number			
2013/08/25				2014/08/25				Rev			
2015/08/25				2016/08/25				1.0			
2017/08/25				2018/08/25				Date			
2019/08/25				2020/08/25				Monday, April 11, 2011			
2021/08/25				2022/08/25				Sheet			
2023/08/25				2024/08/25				12 of 56			














Default DSW Enable

- Note:
- 1.SLP_SUS and SUSACK# are NC if DSW is not supported
 - 2.DPWROK should connect to RSMRST# if DSW not supported
 - 3.The DSW rails must be stable for at least 10ms before DPWROK is asserted to PCH
 - ***4.PCH_DPWROK pull up to +V3S enables DSW wupport. No install R5261 to disable DSW



Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date		2010/08/23	Deciphered Date	2011/08/25		Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (3/8) DMI,FDI,PM,				
				Size		Document Number		Rev
				Custom				1.0
Date:				Monday, April 11, 2011		Sheet 15 of 56		




HDMI D2
HDMI D1
HDMI D0
HDMI CLK

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (4/9) LVDS,CRT,DP,HDMI	
Size	Custom	Document Number		Date	Monday, April 11, 2011
Rev	1.0	Sheet	16 of 56		

GPIO28
On-Die PLL Voltage Regulator
This signal has a weak internal pull up

★ H : On-Die voltage regulator enable
L : On-Die PLL Voltage Regulator disable









GPIO27
PCH_GPIO27 (Have internal Pull-High)


★ High: VCCVRM VR Enable
Low: VCCVRM VR Disable




SATA2GP/GPIO36 & SATA3GP/GPIO37
Sampled at Rising edge of PWROK.
Weak internal pull-down. (weak internal pull-down is disabled after PLTRST# de-asserts)
NOTE: This signal should NOT be pulled high when strap is sampled





Note: High - CRT Plugged





For Optimus



DVT:Add PCH_GPIO49 net off page




Project ID	GPIO69
14"	0
15.6"	1





Intel Anti-Theft Technology	
NV_ALE	High=Enabled Low=Disable(floating) ★

Layout note: CLOSE TO THE BRANCHING POINT


Security Classification		Compal Secret Data				Compal Electronics, Inc.				
Issued Date		2010/08/23		Deciphered Date		2011/08/25		Title		
								PCH (6/9) GPIO, CPU, MISC		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								Size	Document Number	Rev
								A4	100-000	



PCH Power Rail Table		
Voltage Rail	Voltage	S0 Iccmax Current (A)
V_PROC_IO	1.05	0.001
V5REF	5	0.001
V5REF_Sus	5	0.001
Vcc3_3	3.3	0.266
VccADAC	3.3	0.001
VccADPLLA	1.05	0.08
VccADPLLB	1.05	0.08
VccCore	1.05	1.3
VccDMI	1.05	0.042
VccIO	1.05	2.925
VccASW	1.05	1.01
VccSPI	3.3	0.02
VccDSW	3.3	0.003
VccpNAND	1.8	0.19
VccRTC	3.3	6 uA
VccSus3_3	3.3	0.119
VccSusHDA	3.3 / 1.5	0.01
VccVRM	1.8 / 1.5	0.16
VccCLKDMI	1.05	0.02
VccSSC	1.05	0.095
VccDIFFLKLN	1.05	0.055
VccALVDS	3.3	0.001
VccTX_LVDS	1.8	0.06




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title PCH (9/9) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET SHALL NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date: Sunday, April 10, 2011		Sheet 21 of 56			



Security Classification		Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title		VGA = PCIE/DAC/GPIO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
					LA-7401P	1.0	
Date:		Monday, April 11, 2011		Sheet	22	of	56



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA_GND	
				Size	Document Number
				LA-7401P	
				Date:	Sunday, April 10, 2011
				Sheet	26 of 56
				Rev	1.0



GB2-128
Mode E - Mirror Mode Mapping


DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition A - Lower 32 bits

GB2-128
Mode E - Mirror Mode Mapping

Address	DATA	Bus
CMD3	CKE_L	32..63
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Security Classification		Compal Secret Data		Title	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	VGA_VRAM_A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				LA-7401P	
				Date:	Sunday, April 10, 2011
				Sheet	29 of 56



Memory Partition A - Lower 32 bits

The schematic illustrates the connection of two memory modules, UV5 and UV6, to a system bus. Each module is a 96-BALL SDRAM DDR3 (128MX16 H5TQ2G63BFR-11C). The modules are connected to a common power supply (+VRAM_1.5VS) and a reference voltage (+FBA_VREF0). Clock signals (CLKA0, CLKA0#) are provided to both modules. Control signals include CMDA0-CMDA30, DQSA0-DQSA3, and DQMA0-DQMA3. The diagram also shows a legend for MDA[0..63] and CMDA[30..0] signals, and a Mode E - Mirror Mode Mapping table.

Address	DATA Bus
CMD3	CKE_L
CMD8	A8
CMD2	CS0#_L
CMD21	A7
CMD24	A2
CMD23	A11
CMD26	A5
CMD7	A0
CMD15	CAS#
CMD13	BA1
CMD4	A9
CMD18	CS0#_H
CMD29	BA0
CMD27	BA2
CMD6	A3
CMD17	CS1#_H
CMD19	ODT_H
CMD22	A4
CMD12	A13
CMD28	WE#
CMD10	A1
CMD25	A10
CMD9	A12
CMD1	CS1#_L
CMD11	RAS#
CMD0	ODT_L
CMD5	A6
CMD16	CKE_H
CMD20	RST
CMD14	A14
CMD30	A15

Mode E - Mirror Mode Mapping

Legend:

- MDA[0..63] <27,30>
- CMDA[30..0] <27,30>
- DQMA[7..0] <27,30>
- DQSA[7..0] <27,30>
- DQSA#[7..0] <27,30>

Security Classification

Compal Secret Data

Issued Date: 2010/08/23

Deciphered Date: 2011/08/25


Title: VGA_VRAM_A Lower

Size: Document Number LA-7401P

Date: Sunday, April 10, 2011

Sheet 29 of 56

Memory Partition A - Upper 32 bits



Memory Partition C - Lower 32 bits



EVT:Del B ch VRAM

GB2-128
Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2

Memory Partition C - Upper 32 bits






EVT:Del B ch VRAM




GB2-128
Mode E - Mirror Mode Mapping

DATA Bus		
Address	0..31	32..63
CMD3	CKE_L	
CMD8	A8	A8
CMD2	CS0#_L	
CMD21	A7	A6
CMD24	A2	A1
CMD23	A11	A9
CMD26	A5	A4
CMD7	A0	A12
CMD15	CAS#	CAS#
CMD13	BA1	A3
CMD4	A9	A11
CMD18		CS0#_H
CMD29	BA0	BA0
CMD27	BA2	A15
CMD6	A3	BA1
CMD17		CS1#_H
CMD19		ODT_H
CMD22	A4	A5
CMD12	A13	A14
CMD28	WE#	A10
CMD10	A1	A2
CMD25	A10	WE#
CMD9	A12	A0
CMD1	CS1#_L	
CMD11	RAS#	RAS#
CMD0	ODT_L	
CMD5	A6	A7
CMD16		CKE_H
CMD20	RST	RST
CMD14	A14	A13
CMD30	A15	BA2


LCD POWER CIRCUIT



LCD/LED PANEL Connector





DVT:<EMI>L51 @-->SMT




DVT:<EMI>D5 @-->SMT



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/23				Title			
Deciphered Date				2011/08/25				LVDS Connector			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date: Monday, April 11, 2011				Sheet				34 of 56			




HDMI Connector




DVT::EMI>L20 L23 L24 L25 @-->SMT

SM070001310 400ma@100mhz DCR 0.3




Note: Reresve for RF




Lane Reversed on Page 16

<16> PCH_DPB_P2	C497	2	1	0.1U_0402_16V7K	HDMI_TX2+
<16> PCH_DPB_N2	C496	2	1	0.1U_0402_16V7K	HDMI_TX2-
<16> PCH_DPB_P1	C495	2	1	0.1U_0402_16V7K	HDMI_TX1+
<16> PCH_DPB_N1	C494	2	1	0.1U_0402_16V7K	HDMI_TX1-
<16> PCH_DPB_P0	C493	2	1	0.1U_0402_16V7K	HDMI_TX0+
<16> PCH_DPB_N0	C492	2	1	0.1U_0402_16V7K	HDMI_TX0-
<16> PCH_DPB_P3	C499	2	1	0.1U_0402_16V7K	HDMI_CLK+
<16> PCH_DPB_N3	C498	2	1	0.1U_0402_16V7K	HDMI_CLK-



CRT Connector




Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	CRT Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		1.0
				Date:	Sunday, April 10, 2011	Sheet 36 of 56






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	LAN Realtek RTL8111E
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number LA-7401P	1.0
Date	Monday, April 11, 2011		Sheet	37	of 56




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-I (PIN 32, 33)	Headphone out
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
	5.1K	(PIN 48)	









Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/04/07	Deciphered Date	2012/10/21	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SPK/Jack
Size	Document Number	LA-7401P		Rev 1.0
Date:	Monday, April 11, 2011	Sheet	39 of 56	

SATA HDD1 Connector




<14" SATA ODD Connector>




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title HDD/ODD Connector	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Rev 1.0
Date:	Sunday, April 10, 2011	Sheet	40	of	56





Wireless LAN




Mini Card Power Rating			
Power	Primary Power (mA)		Auxiliary Power (mA)
	Peak	Normal	Normal
+3VS	1000	750	
+3V	330	250	250 (wake enable)
+1.5VS	500	375	5 (Not wake enable)




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/08/23				Title			
Deciphered Date				2011/08/25				MINI CARD WLAN & WWAN			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size				Rev			
Date				Monday, April 11, 2011				Sheet 41 of 56			





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB Combo Connector	
Size		Document Number		Rev	
Custom				1.0	
Date:		Monday, April 11, 2011		Sheet 42 of 56	




+1.05VS to +1.05VS_DGPU




+3VS TO +3VS_DGPU




+1.5V to +VRAM_1.5VS



FAN Connector



CPU screw hole




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Optimus Power/FAN/Screw Hole	
Size	Document Number	Custom		Rev 1.0	
Date:	Sunday, April 10, 2011	Sheet	45	of	56

+3VALW TO +3VALW(PCH AUX Power)


Short J1 for PCH VCCSUS3.3

J1 need to open





PVT:<Memo>Fine tune +3VALW_PCH power



PVT:R780 R772 +5VALW-->VL




+5VALW TO +5VS




+1.5V to +1.5VS




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/23	Deciphered Date	2011/08/25	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC-DC Interface	
Size	Custom	Document Number		Rev	1.0
Date:	Sunday, April 10, 2011	Sheet	46 of 56		




Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	DB-806P
Date: Monday, April 11, 2011				Sheet	47 of 56
				Rev	0.1






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Title	PWR-VCCPP/1.8VSP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	DB-806P
				Date:	Monday, April 11, 2011
				Sheet	51 of 56
				Rev	0.1



+VCCSAP
TDC 4.8A
Peak Current 6A

VID[1]	VCCSA Vout	Required	Require on 2012
0	0.9V	Yes	Yes
1	0.8V	Yes	Yes



Alert# PU resistor need close CPU,
so the PU resistor in HW schematic,
but DAT and CLK need close PWM-IC,
so the PU resistor in POWER schematic.

*Iccmax in Turbo Mode for SV (35W) is 53A

+CPU_CORE


Icc-max=53A
Rdson=3.6~4.5m ohm
DCR=1.1m ohm
HW output cap:
(1) 10U_0805_4V *10
(2) 22U_0805_6.3V *15
(3) 470U_D2_2V *4 (ESR=4.5m ohm)

*OCP setting value=71.5A




+VGFX_COREP

Ipeak=26A, Imax=18.2A, 1.2Ipeak=31.2A
Rdson=3.6~4.5m ohm
DCR=1.1m ohm
HW output cap:
(1) 22U_0805_6.3V *12
(2) 470U_D2_2V *2 (ESR=4.5m ohm)


*OCP setting value=37A



Security Classification		Compal Secret Data	
Issued Date	2009/08/23	Deciphered Date	2011/12/31
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Title	PWR-CPU_CORE/GFX_CORE		
Size	Document Number	Rev	
Date	Monday, April 11, 2011	Sheet	54 of 56



Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PWR-BATTERY CONN	
				Size	Rev
				Custom	0.1
				Date:	Monday, April 11, 2011
				Sheet	55 of 56



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/23	Deciphered Date	2011/12/31	PWR-LED Converter	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				DB-806P	
				Date:	Rev
				Sunday, April 10, 2011	0.1
				Sheet	56 of 56